Explore projects

Icarus Verilog submodule of CIRCA project

Yosys submodule of CIRCA project

This project contains source code for hybrid methodology for approximate circuit synthesis.

CIRCA is a framework for the automatic generation of approximate circuits, differentiating from existing frameworks by its flexible and modular design.