Icarus Verilog submodule of CIRCA project

Yosys submodule of CIRCA project

PaderBench repository contains the source code for the benchmarks included in the PaderBench.

CIRCA is a framework for the automatic generation of approximate circuits, differentiating from existing frameworks by its flexible and modular design.