Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
A
AuroraFlow
Manage
Activity
Members
Code
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Model registry
Operate
Environments
Terraform modules
Analyze
Contributor analytics
CI/CD analytics
Repository analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
pc2-CI
FPGA
AuroraFlow
Commits
ebc82a00
Commit
ebc82a00
authored
2 weeks ago
by
Gerrit Pape
Browse files
Options
Downloads
Patches
Plain Diff
update synth scripts
parent
24f3f41d
Branches
main
Tags
v0.2
No related merge requests found
Pipeline
#88148
failed
2 weeks ago
Changes
2
Pipelines
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
scripts/synth.sh
+1
-1
1 addition, 1 deletion
scripts/synth.sh
scripts/synth_all.sh
+1
-1
1 addition, 1 deletion
scripts/synth_all.sh
with
2 additions
and
2 deletions
scripts/synth.sh
+
1
−
1
View file @
ebc82a00
...
...
@@ -8,4 +8,4 @@
source
env.sh
make
aurora_flow_ring_hw.xclbin
-j6
$@
make
-j6
$@
This diff is collapsed.
Click to expand it.
scripts/synth_all.sh
+
1
−
1
View file @
ebc82a00
...
...
@@ -13,6 +13,6 @@ for mode in 0 1; do
cp
-r
${
base_path
}
${
path
}
cd
${
path
}
sbatch ./scripts/synth.sh
USE_FRAMING
=
${
mode
}
FIFO_WIDTH
=
${
width
}
sbatch ./scripts/synth.sh
xclbin
USE_FRAMING
=
${
mode
}
FIFO_WIDTH
=
${
width
}
done
done
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment